






FIG. 4















FIG. 12


ľŪ

I,T


I,M

-=





12/90



5 STAGE PIPELINE STAGE

FETCH	DECODE AND ISSUE	READ REGISTER FILE	EXECUTE AND WRITE RESULT BACK TO REGISTER FILE	RETIRE	
-------	------------------------	--------------------------	--	--------	--

FIG. 17

EXAMPLE PROGRAM

A: ADD VR6, VR3, VR10 SUB VR2, VR3, VR8 MUL VR8, VR1, VR7 CALL B ADD VR8, VR7, VR2

RET

B: ADD VR1, VR2, VR6 ADD VR3, VR7, VR7 MUL VR6, VR7, VR1 **RET**

start of example execution


ADD VR0, VR2, VR4 LIM VR8, #22 SUB VR3, VR2, VR3 ADD VR4, VR3, VR3 MUL VR4, VR5, VR6 CALL A ADD VR8, VR1, VR1 ADD VR8, VR2, VR2

end of example execution



CLOCK 1: DECODE STAGE INITIAL PHYSICAL REGISTER STATE

	INITIA	THASI	AL REC	SISTER STATE (* &
PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	DESCRIPTION
0	0	1	3	EXAMPLE INITIALIZATION
1	0	1	5	EXAMPLE INITIALIZATION
2	0	1	7	EXAMPLE INITIALIZATION
3	0	1	9	EXAMPLE INITIALIZATION
4	0	1	11	EXAMPLE INITIALIZATION
5	0	1	13	EXAMPLE INITIALIZATION
6	0	1	15	EXAMPLE INITIALIZATION
7	0	1	17	EXAMPLE INITIALIZATION
8	0	1	19	EXAMPLE INITIALIZATION
9	0	1	21	EXAMPLE INITIALIZATION
10	0	1	23	EXAMPLE INITIALIZATION
11	0	1	25	EXAMPLE INITIALIZATION
12	0	1	27	EXAMPLE INITIALIZATION
13	0	1	29	EXAMPLE INITIALIZATION
14	0	1	31	EXAMPLE INITIALIZATION
15	0	1	33	EXAMPLE INITIALIZATION
16	1	-	-	UNALLOCATED
17	1	-	- <u>-</u>	UNALLOCATED
18	1	-	-	UNALLOCATED
19	11	-	-	UNALLOCATED
20	1	-		UNALLOCATED
21	1	-	-	UNALLOCATED
22	1	-		UNALLOCATED
23	1	-		UNALLOCATED
24	1	-	-	UNALLOCATED
ETC.	1	-		UNALLOCATED



INSTRUCTION	INSTRUCTION	DESCRIPTION	EFFECT OF INSTRUCTION
NUMBER			
_	ADD VR0, VR2, VR4	VR0 + VR2 → VR4	10 → VR4
2	LIM VR8, #22	22 → VR8	$22_{10} \rightarrow \text{VR8}$
	SUB VR3. VR2, VR3	VR3 - VR2 → VR3	2 → VR3
4	ADD VR4, VR3, VR3	VR4 + VR3 → VR3	12 → VR3
\$	MUL VR4, VR5, VR6	VR4 * VR5 → VR6	130 → VR6
9	CALL A	CALL subroutine A	VR6—VR9 available as scratch registers
7	ADD VR6, VR3, VR10	VR6 + VR3 → VR10	142 → VR10
8	SUB VR2, VR3, VR8	VR2 -VR3 → VR8	-5 → VR8 (use VR8 as scratch register)
6	MUL VR8, VR1, VR7	VR8 * VRI → VR7	-25 → VR7 (use VR7 as scratch register)
10	CALL B	CALL subroutine B	VR6-VR9 available as scratch registers
11	ADD VRI, VR2, VR6	VR1 + VR2 → VR6	12 → VR6 (use VR6 as scratch register)
12	ADD VR3, VR7, VR7	VR3 + VR7 → VR7	-13 → VR7 (use VR7 as scratch register)
13	MUL VR6, VR7, VR1	VR6 * VR7 → VR1	-156 → VRI
14	RET	RETURN	restore value of 130 to VR6 and -25 to VR7
15	ADD VR8, VR7, VR1	VR8 + VR7 → VR2	-30 → VR2
16	RET	RETURN	restore value of 17 to VR7 and 22 to VR8
17	ADD VR8, VR1, VR1	VR8 + VRI → VR1	-134 → VR1
18	ADD VR8, VR2, VR2	VR8 + VR2 → VR2	-8 → VR2

EXAMPLE INSTRUCTION FLOW

_	_
ĕ	
Ē	
÷	
•	•

NO LOCAL	VIDTIM BEGISTER NIIMBER:	e		7	3	4	5	9	7	88	6	10	=	2	13	14	13
INSTRUCTION	INCTIDITION INITIAL VALUE:	┿	~	7	6	=	13	15	17	19	21	23	25	27	29	3	33
NOMBER.	2	+-	~	7	6	10	13	15	17	61	21	23	25	27	29	31	33
- ,	LIM VR8 #72	<u> </u>	5	7	9	2	13	15	17	22	21	23	25	27	62	31	33
7	CITE VES VRS VRS	<u></u>	2	7	7	10	13	15	17	22	21	23	25	27	29	31	33
	ADD VRA VP3 VR3	-	2	1	12	10	13	15	17	22	71	23	25	27	53	31	33
4 (MIII VBA VBS VB6	<u></u>	~	7	12	10	13	130	17	22	21	23	25	27	29	31	33
0	CALL A	<u></u>	5	7	12	10	13	130	17	72	71	23	25	27	29	31	33
	ADD VR6 VR3 VR10	m	2	7	12	10	13	130	17	22	77	142	22	27	29	31	33
, 0	SUB VR2 VR3 VR8	m	2	7	12	10	13	130	17	-5	21	142	23	27	53	31	33
6	MIII VR8 VR1 VR7	m	~	7	12	10	13	130	-25	-5	21	142	25	27	59	31	33
,	OA11 B	-	8	7	12	10	13	130	-25	-5	21	142	25	27	29	31	33
2	יייי פוני פוני פוני פוני פוני פוני פוני			-	12	9	13	1,2	-25	-5	21	142	25	27	29	31	33
=	ADD VKI, VKZ, VKO	1		-	1 9	; ;	:	ع ا		L,	7	5		27	90		33
12	ADD VR3, VR7, VR7	м ·	5	-	12	2	2			?	17	75.1	+	+	1	+	
13	MUL VR6, VR7, VR1	m	-156	7	12	2	13	12	-13	-5	21	142	22	77	53	5	3
7	RFT	m	-156	7	12	10	13	130	-25	-5	21	142	25	27	53	31	33
ž <u>v</u>	ADD VR8 VR7 VR1	m	-156	-30	12	10	13	130	-25	-5	21	142	25	27	53	31	33.
2 .	Tag	<u></u>	-156	-30	12	2	13	130	17	22	21	142	25	27	62	31	33
10	VI I WE WELL	-	-134	<u>ئ</u>	12	10	13	130	17	22	21	142	25	27	53	31	33
11	ADD VED VED	-	-134	œ	12	2	13	130	17	22	21	142	25	27	29	31	33
18	CONTENTS OF VIRTUAL REGISTERS AS INSTRUCTIONS EXECUTE	XX.	TOAL	REGI	STER	SAS	INST	RUC	TION	S EXI	SCUI	邑			· ·· ·	•	٠

Clock 1 Fetch instr. 1, 2.


	Execute instr. 1, 2 and store results in PR16, PR17	Execute instr. 3; store result in PR18. Retire instr. 1, 2.	Execute instr. 5 and store result in PR20; Execute instr. 10 (CALL B); Retire instr. 3.	Execute instr. 4 and store result in PR19.	Execute instr 14(Return). Retire instr. 4, 5, 6.	Execute instr. 7 and 8 and store results in PR22 respectively. Execute instr. 16(Return).
	Execut	Execut	Execut Execut Retire i	Execut	Execut	Execut PR21 a
Read regs. PRO, PR2 for instr. 1.	Read regs. PR2, PR3 for instr. 3; respectively. Execute instr. 6 (CALL A).	Read regs. PR5, PR16 for instr. 5;	Read regs. PR16, PR18 for instr. 4;		Read regs. PR2, PR19, PR20 for instr. 7, 8;	Read regs. PR1, PR2, PR19 for instr. 9 and 11;
Decode instr. 1, 2 Decode instr. 3, 4;	Decode instr. 5, 6;	Decode instr. 7, 8;	Decode instr. 9, 10;	Decode instr. 11, 12;	Decode instr. 13, 14;	Decode instr. 15, 16;
Clock 2 Fetch instr. 3, 4; Clock 3 Fetch instr. 5, 6;	Clock 4 Fetch instr. 7, 8;	<u>Clock 5</u> Fetch instr. 9, 10;	<u>Clock 6</u> Fetch instr. 11, 12;	<u>Clock 7</u> Fetch instr. 13, 14;	Clock 8 Fetch instr. 15, 16;	Clock 9 Fetch instr. 17, 18;

Clock by Clock Pipeline Description FIG. 23A

Execute instr. 9 and 11 and store results in PR4 and PR8 respectively.	Retire instr. 9, 10, 11.	Execute instr. 12, 15 and store results in PR3 and PR6 respectively.	Execute instr. 17, 18 and store results in PR18 and PR24 respectively; Retire instr. 12.	Execute instr. 13 and store results in PR23.	Retire instr. 13, 14, 15, 16, 17, 18.
	Read regs. PR4, PR19, PR22 for instr. 12 and 15;	Read regs. PR2, PR6, PR17 for instr. 17 and 18;	Read regs. PR3, PR8 for instr. 13;		
Decode instr. 17, 18;					
Clock 10	Clock 11	Clock 12	Clock 13	Clock 14	Clock 15


Clock by Clock Pipeline Description

FIG. 23B



INSTR. 1: ADD VR0, VR2, VR4 maps to PR0 + PR2 \Rightarrow PR16, PR4 \Rightarrow OLD_DEST_1 FIG. 24






INSTR. 2: LIM VR8, #22 maps to LIM PR17, #22, PR8 \Rightarrow OLD_DEST_2 FIG. 25




PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	1	EXAMPLE INITIALIZATION .
2	0	1	7	2	EXAMPLE INITIALIZATION ,
3	0	1	9	3	EXAMPLE INITIALIZATION
4	0	1	11	-	WAITING FOR INSTRUCTION 1 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	15	6	EXAMPLE INITIALIZATION
7	0	1	17	7	EXAMPLE INITIALIZATION
8	0	1	19	-	WAITING FOR INSTRUCTION 2 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	0	1	23	10	EXAMPLE INITIALIZATION
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	0	-	4	WAITING FOR INSTRUCTION 1 TO EXECUTE
17	0	0	-	8	WAITING FOR INSTRUCTION 2 TO EXECUTE
18	1	-	-	1-	UNALLOCATED
19	1	-	-	-	UNALLOCATED
20	1	1 -	-	-	UNALLOCATED
21	1	-	-	1-	UNALLOCATED
22	1	i -	-	1-	UNALLOCATED
23	1	-	-	T-	UNALLOCATED
24	1	 	-	1-	UNALLOCATED
ETC.	1	-	-	-	UNALLOCATED

CLOCK 2: DECODE STAGE
INSTRUCTIONS 1 & 2 PHYSICAL REGISTER STATE



INSTR. 3: SUB VR3, VR2, VR3 maps to SUB PR3, PR2, PR18, PR3 \rightarrow OLD_DEST_3

FIG. 27




INSTR. 4: ADD VR4, VR3, VR3 maps to ADD PR16, PR18, PR19, PR18 → OLD_DEST_4

FIG. 28




PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	1	EXAMPLE INITIALIZATION
2	0	11	7	2	EXAMPLE INITIALIZATION
3	0	1	9	-	WAITING FOR INSTRUCTION 3 TO RETIRE
4	0	1	11	-	WAITING FOR INSTRUCTION 1 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	15	6	EXAMPLE INITIALIZATION
7	0	1	17	7	EXAMPLE INITIALIZATION
8	0	1	19	-	WAITING FOR INSTRUCTION 2 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	0	1	23	10	EXAMPLE INITIALIZATION
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
. 14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	0	-	4	WAITING FOR INSTRUCTION 1 TO EXECUTE
17	0	0	-	8	WAITING FOR INSTRUCTION 2 TO EXECUTE
18	1	-	-	-	WAITING FOR 3 TO EXECUTE & RETIRE
19	1	-	-	3	WAITING FOR INSTRUCTION 4 TO EXECUTE
20	1	† · · · · · ·	-	1-	UNALLOCATED
21	1	-	 	-	UNALLOCATED
22	1 1	1 -	-	-	UNALLOCATED
23	1	 -	-	T-	UNALLOCATED
24	1	-	-	 -	UNALLOCATED
ETC.	1 1	 -	 -	-	UNALLOCATED

CLOCK 3: DECODE STAGE
INSTRUCTIONS 3 & 4 PHYSICAL REGISTER STATE



INSTR. 5: MUL VR4, VR5, VR6 maps to MUL PR16, PR5, PR20, PR6 \rightarrow OLD_DEST_5

FIG. 30




INSTR. 6: CALL A action PUSH PR20, PR7, PR17, PR9, 1, 1, 1, 1, RETURN ADDRESS, 0000 → DIRTY BITS FOR VR6-9, transfer to A

FIG. 31

28/90

PHYSICAL	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
REGISTER NUMBER		RESULI		\	7000
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	1	EXAMPLE INITIALIZATION
2	0	1	7	2	EXAMPLE INITIALIZATION
	0	1	9	-	WAITING FOR INSTRUCTION 3 TO RETIRE
4	0	1	11	-	WAITING FOR INSTRUCTION 1 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	15	-	WAITING FOR 5 TO RETIRE
7	. 0	1	17	7.	EXAMPLE INITIALIZATION
8	0	1	19	1.	WAITING FOR INSTRUCTION 2 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	0	1	23	10	EXAMPLE INITIALIZATION
11	0	1 1	25	11	EXAMPLE INITIALIZATION
12	1 0	1	27	12	EXAMPLE INITIALIZATION
13	1 0	 	29	13	EXAMPLE INITIALIZATION
14	1 0	1	31	14	EXAMPLE INITIALIZATION
15	1 0	1	33	15	EXAMPLE INITIALIZATION
16	1 0	 	10	4	INSTRUCTION 1 EXECUTED
17	1 0	1 1	22	8	INSTRUCTION 2 EXECUTED
18	0	 	 	1-	WAITING FOR INST. 3 TO EXECUTE & RETIRE
19	0	 	-	3	WAITING FOR INSTRUCTION 4 TO EXECUTE
20	0	-	-	6	WAITING FOR INSTRUCTION 5 TO EXECUTE
21	1 1	-	-	-	UNALLOCATED
22	1	-	-	 -	UNALLOCATED
23	1 1	· -	-	7-	UNALLOCATED
24	1				UNALLOCATED
ETC.	1	-	1 -	-	UNALLOCATED


CLOCK 4: DECODE STAGE
INSTRUCTIONS 5 & 6 PHYSICAL REGISTER STATE



INSTR. 7: ADD VR6, VR3, VR10 maps to ADD PR20, PR19, PR21, PR10 \Rightarrow OLD_DEST_7

FIG. 33





INSTR. 8: SUB VR2, VR3, VR8 maps to SUB PR2, PR19, PR22
1 → DIRTY BIT FOR VR8


FIG. 34



PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	1	EXAMPLE INITIALIZATION
2	0	1	7	2	EXAMPLE INITIALIZATION
3	0	1	9		WAITING FOR INSTRUCTION 3 TO RETIRE
4	1	-	-	T-	INSTRUCTION I RETIRED
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	15	-	WAITING FOR 5 TO RETIRE
7	0	1	17	7	EXAMPLE INITIALIZATION
8	1	-	-	-	INSTRUCTION 2 RETIRED
9	0	1	21	9	EXAMPLE INITIALIZATION
10	0	1	23	-	WAITING FOR INSTRUCTION 7 TO RETIRE
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	10	4	INSTRUCTION 1 EXECUTED
17	0	1	22	-	INSTRUCTION 2 EXECUTED
18	0	1	2	T-	INS. 3 EXECUTED WAITING FOR 4 TO RETIRE
19	0	0	-	3	WAITING FOR INSTRUCTION 4 TO EXECUTE
20	0	0	-	6	WAITING FOR INSTRUCTION 5 TO EXECUTE
21	0	0		10	WAITING FOR INSTRUCTION 7 TO EXECUTE
22	0	0	-	8	WAITING FOR INSTRUCTION 8 TO EXECUTE
23	1	-	-	-	UNALLOCATED
24	1	-	-	-	UNALLOCATED
ETC.	1	-	_	T -	UNALLOCATED


CLOCK 5: DECODE STAGE
INSTRUCTIONS 7 & 8 PHYSICAL REGISTER STATE





INSTR. 9: MUL VR8, VR1, VR7 maps to MUL PR22, PR1, PR4
1 → DIRTY BIT FOR VR7

FIG. 36




INSTR. 10: CALL B action PUSH PR20, PR4, PR22, PR9, 0, 1, 1, 0, RETURN ADDRESS, 0000 → DIRTY BITS FOR VR6-9, transfer to B

FIG. 37

34/90


PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	1	EXAMPLE INITIALIZATION
2	0	1	7	2	EXAMPLE INITIALIZATION
3	1	<u>-</u>	-	-	INSTRUCTION 3 RETIRED
4	0	0	-	7	WAITING FOR INSTRUCTION 9 TO EXECUTE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	l	15	-	WAITING FOR 5 TO RETIRE
7	_ 0	1	17	-	REFERENCE PREVIOUSLY SAVED ON STACK
8	1	-	-		UNALLOCATED
9	0	1	21	9	EXAMPLE INITIALIZATION
10	0	1	23	-	WAITING FOR INSTRUCTION 7 TO RETIRE
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	10	4	INSTRUCTION 1 EXECUTED
17	0	1	22	T-	INSTRUCTION 2 EXECUTED
18	0	1	2	T-	WAITING FOR INSTRUCTION 4 TO RETIRE
19	0	0	-	3	WAITING FOR INSTRUCTION 4 TO EXECUTE
20	0	1	130	6	INSTRUCTION 5 EXECUTED
21	0	0	-	10	WAITING FOR INSTRUCTION 7 TO EXECUTE
22	0	0	_ ·	8	WAITING FOR INSTRUCTION 8 TO EXECUTE
23	1	-	-	-	UNALLOCATED
24	1	-	-	-	UNALLOCATED
ETC.	1	-	-	-	UNALLOCATED

CLOCK 6: DECODE STAGE
INSTRUCTIONS 9 & 10 PHYSICAL REGISTER STATE



INSTR. 11: ADD VR1, VR2, VR6 maps to ADD PR1, PR2, PR8 $1 \rightarrow$ DIRTY BIT FOR VR6

FIG. 39




INSTR. 12: ADD VR3, VR7, VR7 maps to ADD PR19, PR4, PR3 $1 \rightarrow$ DIRTY BIT FOR VR7 FIG. 40




PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	1	EXAMPLE INITIALIZATION
2	0	1	7	2	EXAMPLE INITIALIZATION
3	0	0	-	7	WAITING FOR INSTRUCTION 12 TO EXECUTE
4	0	0	-	-	WAIT FOR INS. 9 TO EXECUTE, REF. SAVED
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	15	-	WAITING FOR 5 TO RETIRE
7	0	1	17	1-	REFERENCE PREVIOUSLY SAVED ON STACK
8	Ō	0	-	6	WAITING FOR INSTRUCTION 11 TO EXECUTE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	0	1	23	-	WAITING FOR INSTRUCTION 7 TO RETIRE
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	10	4	INSTRUCTION I EXECUTED
17	0	1	22	-	INSTRUCTION 2 EXECUTED
18	0	1	2	1-	WAITING FOR INSTRUCTION 4 TO RETIRE
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	130	7-	REFERENCE PREVIOUSLY SAVED ON STACK
21	0	0	-	10	WAITING FOR INSTRUCTION 7 TO EXECUTE
22	0	0		8	WAITING FOR INSTRUCTION 8 TO EXECUTE
23	1		-	-	UNALLOCATED
24	1	_	-	1-	UNALLOCATED
ETC.	1	-	Ţ <u>-</u>	-	UNALLOCATED

CLOCK 7: DECODE STAGE INSTRUCTIONS 11 & 12 PHYSICAL REGISTER STATE



INSTR. 13: MUL VR6, VR7, VR1 maps to MUL PR8, PR3, PR23 PR1 \rightarrow OLD_DEST_13

FIG. 42



INSTR. 14: RET maps to 9'S DIRTY BITS,

POP PR20, PR4, PR22, PR9 → VR6-9, 0110 → VR6-


RETURN FROM SUBR. B, PR3 & PR8 → OLD_DEST_14

FIG. 43




PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	•	WAITING FOR INSTRUCTION 13 TO RETIRE
2	0	1	7	2	EXAMPLE INITIALIZATION 1854 1546
3	0	0	-	-	WAIT FOR INS. 12 TO EXEC. & 14 TO RETIRE
4	0	0	-	7	WAIT FOR INS. 9 EXEC., VR7 REF. RESTORED
5	0	1	13	5	EXAMPLE INITIALIZATION
6	1	-	-	-	INSTRUCTION 5 RETIRED
7	0	1	17	T -	REFERENCE PREVIOUSLY SAVED ON STACK
8	0	0	-	-	WAIT FOR INS. 11 TO EXEC. & 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	0	1	23	-	WAITING FOR INSTRUCTION 7 TO RETIRE
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	10	4	INSTRUCTION 1 EXECUTED
17	0	1	22	-	INSTRUCTION 2 EXECUTED
18	1	-	-	-	INSTRUCTION 4 RETIRED
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	130	6	VR6 REFERENCE RESTORED FROM STACK
21	0	0		10	WAITING FOR INSTRUCTION 7 TO EXECUTE
22	0	0	-	8	WAITING FOR INSTRUCTION 8 TO EXECUTE
23	0	0	-	1	WAITING FOR INSTRUCTION 13 TO EXECUTE
24	1	-	-	-	UNALLOCATED
ETC.	1	-	-	-	UNALLOCATED

CLOCK 8: DECODE STAGE INSTRUCTIONS 13 & 14 PHYSICAL REGISTER STATE



INSTR. 15: ADD VR8, VR7, VR1 maps to ADD PR22, PR4, PR6 PR23 \rightarrow OLD_DEST_15

FIG. 45




INSTR. 16: RET maps to POP PR20, PR7, PR17, PR9 \rightarrow VR6-9, 1111 \rightarrow VR6-9'S DIRTY BITS, RETURN FROM SUBR. A, PR4 & PR22 \rightarrow OLD_DEST_16

FIG. 46




PHYSICAL REGISTER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
NUMBER		ICCOULT			
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	-	WAITING FOR INSTRUCTION 13 TO RETIRE
2	0	1	7	2	EXAMPLE INITIALIZATION
3	0	0	-	-	WAIT FOR INS. 12 TO EXEC. & 14 TO RETIRE
4	0	0	-	•	WAIT FOR INS. 9 EXEC., INS. 16 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	. 0	-	1	WAITING FOR INSTRUCTION 15 TO EXECUTE
7	0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	0	-	1-	WAIT FOR INS. 11 TO EXEC. & 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	0	1	23	1-	WAITING FOR INSTRUCTION 7 TO RETIRE
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12 ·	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	10	4	INSTRUCTION 1 EXECUTED
17	0	1	22	8	VR8 REFERENCE RESTORED FROM STACK
18	1	-	-	T-	INSTRUCTION 4 RETIRED
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	130	6	VR6 REFERENCE RESTORED FROM STACK
21	0	1	142	10	INSTRUCTION 7 EXECUTED
22	0	1	-5	-	WAIT FOR INS. 16 TO RETIRE
23	0	0	-	-	WAIT FOR INS. 13 TO EXEC. & 15 TO RETIRE
24	1	-	-	-	UNALLOCATED
ETC.	1	-	-	T.	UNALLOCATED

CLOCK 9: DECODE STAGE
INSTRUCTIONS 15 & 16 PHYSICAL REGISTER STATE



INSTR. 17: ADD VR8, VR1, VR1 maps to ADD PR17, PR6, PR18
PR6 → OLD DEST_17

FIG. 48



INSTR. 18: ADD VR8, VR2, VR2 maps to ADD PR17, PR2, PR24 \rightarrow OLD_DEST_18

FIG. 49

				,	
PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	-	WAITING FOR INSTRUCTION 13 TO REFIRE
2	0	1	7	-	WAIT FOR INSTRUCTION 18 TO RETIRE
3	0	0	-	-	WAIT FOR INS. 12 TO EXEC. & 14 TO RETIRE
4	0	1	-25	-	WAIT FOR INS. 16 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	0	-	1-	WAIT FOR INS.15 TO EXEC. & 17 TO RETIRE
7	0	1 .	17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	1	12	-	WAIT FOR INS. 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	1	-	-	-	INSTRUCTION 7 RETIRED
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	10	4	INSTRUCTION 1 EXECUTED
17	0	1	22	8	VR8 REFERENCE RESTORED FROM STACK
18	0	0	-	1	WAIT FOR INSTRUCTION 17 TO EXECUTE
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	130	6	VR6 REFERENCE RESTORED FROM STACK
21	0	1	142	10	INSTRUCTION 7 EXECUTED
22	0	1	-5	T-	WAIT FOR INS. 16 TO RETIRE
23	0	0	-	-	WAIT FOR INS. 13 TO EXEC. & 15 TO RETIRE
24	0	0	-	2	WAIT FOR INSTRUCTION 18 TO EXECUTE
ETC.	1	-	-	-	UNALLOCATED

CLOCK 10: DECODE STAGE
INSTRUCTIONS 17 & 18 PHYSICAL REGISTER STATE

PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	-	WAITING FOR INSTRUCTION 13 TO RETIRE
2	0	1	7	-	WAIT FOR INSTRUCTION 18 TO RETIRE
3	0	0	-	-	WAIT FOR INS. 12 TO EXEC. & 14 TO RETIRE
4	0	1	-25	-	WAIT FOR INS. 16 TO RETIRE
. 5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	0	-	-	WAIT FOR INS.15 TO EXEC. & 17 TO RETIRE
7	0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	1	12	-	WAIT FOR INS. 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	1	-	-	-	INSTRUCTION 7 RETIRED
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	10	4	INSTRUCTION 1 EXECUTED
17	0	1	22	8	VR8 REFERENCE RESTORED FROM STACK
18	0	0	-	1	WAIT FOR INSTRUCTION 17 TO EXECUTE
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	130	6	VR6 REFERENCE RESTORED FROM STACK
21	0	1	142	10	INSTRUCTION 7 EXECUTED
22	0	1	-5	-	WAIT FOR INS. 16 TO RETIRE
23	0	0	-	-	WAIT FOR INS. 13 TO EXEC. & 15 TO RETIRE
24	0	0	-	2	WAIT FOR INSTRUCTION 18 TO EXECUTE
ETC.	1	-	-	-	UNALLOCATED

CLOCK 11: DECODE STAGE NO CHANGE IN PHYSICAL REGISTER STATE



PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION :
1 .	0	1	5	-	WAITING FOR INSTRUCTION 13 TO RETIRE
2	0	1	7	-	WAIT FOR INSTRUCTION 18 TO RETIRE
3	0	1	-13	-	WAIT FOR INS. 14 TO RETIRE
4	0	1	-25	-	WAIT FOR INS. 16 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	-30	-	WAIT FOR INS.17 TO RETIRE
7	0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	L	12	-	WAIT FOR INS. 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	1	-	-	-	INSTRUCTION 7 RETIRED
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	10	4	INSTRUCTION 1 EXECUTED
17	0	1	22	8	VR8 REFERENCE RESTORED FROM STACK
18	0	0	-	1	WAIT FOR INSTRUCTION 17 TO EXECUTE
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	130	6	VR6 REFERENCE RESTORED FROM STACK
21	0	1	142	10	INSTRUCTION 7 EXECUTED
22	0	1	-5	-	WAIT FOR INS. 16 TO RETIRE
23	0	0	-	-	WAIT FOR INS. 13 TO EXEC. & 15 TO RETIRE
24	0	0	-	2	WAIT FOR INSTRUCTION 18 TO EXECUTE
ETC.	1	_		-	UNALLOCATED

CLOCK 12: DECODE STAGE PHYSICAL REGISTER STATE



PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	l	3	0	EXAMPLE INITIALIZATION
1	0	1	5	<u> - </u>	WAITING FOR INSTRUCTION 13 TO RETIRE
2	0	1	7	-	WAIT FOR INSTRUCTION 18 TO RETIRE
3	0	1	-13	Ī -	WAIT FOR INS. 14 TO RETIRE
4	0	1	-25	-	WAIT FOR INS. 16 TO RETIRE .
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	-30	-	WAIT FOR INS.17 TO RETIRE
7	0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	1	12	-	WAIT FOR INS. 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	1	-	-	1-	INSTRUCTION 7 RETIRED
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	10	4	INSTRUCTION I EXECUTED
17	0	1	22	8	VR8 REFERENCE RESTORED FROM STACK
18	0	1	-134	1	INSTRUCTION 17 EXECUTED
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	130	6	VR6 REFERENCE RESTORED FROM STACK
21	0	1	142	10	INSTRUCTION 7 EXECUTED
22	0	1	-5	1-	WAIT FOR INS. 16 TO RETIRE
23	0	0	i -	-	WAIT FOR INS. 13 TO EXEC. & 15 TO RETIRE
24	0	1	-8	2	INSTRUCTION 18 EXECUTED
ETC.	1 1	-	-	T-	UNALLOCATED

CLOCK 13: DECODE STAGE PHYSICAL REGISTER STATE

PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
<u>_</u>	0	1	5	-	WAITING FOR INSTRUCTION 13 TO RETIRE
2	0	1	7	-	WAIT FOR INSTRUCTION 18 TO RETIRE
3	0	1	-13	-	WAIT FOR INS. 14 TO RETIRE
4	0	1	-25	-	WAIT FOR INS. 16 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	-30	-	WAIT FOR INS.17 TO RETIRE
7	0	1	. 17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	1	12	-	WAIT FOR INS. 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	1	-	-	1-	INSTRUCTION 7 RETIRED
11	0	1	25	11	EXAMPLE INITIALIZATION
12	1 0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	1 0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	10	4	INSTRUCTION 1 EXECUTED
17	0	1	22	8	VR8 REFERENCE RESTORED FROM STACK
18	0	1	-134	1	INSTRUCTION 17 EXECUTED
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	130	6	VR6 REFERENCE RESTORED FROM STACK
21	0	1	142	10	INSTRUCTION 7 EXECUTED
22	0	1	-5	7-	WAIT FOR INS. 16 TO RETIRE
23	0	1	-156	1-	WAIT FOR INS. 15 TO RETIRE
24	0	1	-8	2	INSTRUCTION 18 EXECUTED
ETC.	1	-	-	-	UNALLOCATED

CLOCK 14: DECODE STAGE PHYSICAL REGISTER STATE

PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	1	-	-	-	INSTRUCTION 13 RETIRED
2	1	-		-	INSTRUCTION 18 RETIRED
3	1	-	-	-	INSTRUCTION 14 RETIRED
4	i	-	-	-	INSTRUCTION 16 RETIRED
5	0	1	13	5	EXAMPLE INITIALIZATION
6	i	-		-	INSTRUCTION 17 RETIRED
7	0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	1	-	-	-	INSTRUCTION, 14 RETIRED
9	0	1	21	9	EXAMPLE INITIALIZATION
10	1	-	-	1-	INSTRUCTION 7 RETIRED
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	ī	10	4	INSTRUCTION 1 EXECUTED
17	0	1	22	8	VR8 REFERENCE RESTORED FROM STACK
18	0	1	-134	1	INSTRUCTION 17 EXECUTED
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	130	6	VR6 REFERENCE RESTORED FROM STACK
21	0	I	142	10	INSTRUCTION 7 EXECUTED
22	1	-	-	-	INSTRUCTION 16 RETIRED
23	1	0	-	-	INSTRUCTION 15 RETIRED
24	0	ī	-8	2	INSTRUCTION 18 EXECUTED
ETC.	1	-	-	-	UNALLOCATED

CLOCK 15: DECODE STAGE PHYSICAL REGISTER STATE

A:	ADD VR6, VR3, VR10 SUB VR2, VR3, VR8 MUL VR8, VR1, VR7 CALL B, 2, 8	Subroutine uses Arguments VR1 and VR2 ; Bind Arg2 to new Arg1 and bind VR8 to new Arg2
	ADD VR8, VR7, VR1 RET	; Restore previous argument bindings
B:	ADD VR1, VR2, VR6 ADD VR3, VR7, VR7 MUL VR6, VR7, VR1	; Subroutine uses Arguments VR1 and VR2
	RET	; Restore previous argument bindings
start of e	xample execution	
C:	□ □ □ ADD VR0, VR0, VR4 LIM VR8, #22 SUB VR3, VR0, VR3 ADD VR4, VR3, VR3 MUL VR4, VR5, VR6 CALL A, 6,8 ADD VR8, VR0, VR0 ADD VR8, VR6, VR6 □ □	; Bind VR6 to new Arg1 and bind VR8 to new Arg2
end of e	xample execution	

EXAMPLE PROGRAM

PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	DESCRIPTION
0	0	1	3	EXAMPLE INITIALIZATION
1	0	1	5	EXAMPLE INITIALIZATION
2	0	1	7	EXAMPLE INITIALIZATION
3	0	1	9	EXAMPLE INITIALIZATION
4	0	1	11	EXAMPLE INITIALIZATION
5	0	1	13	EXAMPLE INITIALIZATION
6	0	1	15	EXAMPLE INITIALIZATION
7	0	1	17	EXAMPLE INITIALIZATION
8	0	1	19	EXAMPLE INITIALIZATION
9	0	1	21	EXAMPLE INITIALIZATION
10	0	1	23	EXAMPLE INITIALIZATION
11	0	1	25	EXAMPLE INITIALIZATION
12	0	1	27	EXAMPLE INITIALIZATION
13	0	1	29	EXAMPLE INITIALIZATION
14	0	1	31	EXAMPLE INITIALIZATION
15	0	1	33	EXAMPLE INITIALIZATION
16	1	-	-	UNALLOCATED
17	1	-	-	UNALLOCATED
18	1		-	UNALLOCATED
19	1	•	-	UNALLOCATED
20	1	-	-	UNALLOCATED
21	1		-	UNALLOCATED
22	1	-	-	UNALLOCATED
23	1	-	-	UNALLOCATED
24	1	-	-	UNALLOCATED
ETC.	1	•	-	UNALLOCATED

CLOCK 1: DECODE STAGE INITIAL PHYSICAL REGISTER STATE




FIG. 58

DOGECTED DELIDE

55/90

INSTRUC-	INSTRUCTION	DESCRIPTION	EFFECT OF INSTRUCTION
# NOIT	ADD VR0 VR0 VR4	VR0 + VR0 → VR4	$(3+3) \rightarrow 6 \rightarrow VR4$
,	LIM VR8. #22	22 → VR8	22 ₁₀ → VR8
,	SUB VR3. VR0. VR3	VR3 - VR0 → VR3	$(9-3) \rightarrow 6 \rightarrow \text{VR}3$
7	ADD VR4, VR3, VR3	VR4 + VR3 → VR3	$(6+6) \to 12 \to VR3$
	MUL VR4, VR5, VR6	VR4 * VR5 → VR6	(6 * 13) → 78 → VR6
9	CALL A, VR6, VR8	CALL subroutine A(Arg1, Arg2)	Arg1 a VR6, Arg2 VR8, VR6-VR9 scratch registers; VR1 Arg1, VR2 Ang2.
7	9	VR1 + VR3 → VR10	(78 + 12) → 90 → VR10 (Uses C program's VR6 as source)
~	SUB VR2, VR3, VR8	VR2 -VR3 → VR8	(22 – 12) → 10 → VR8 (Uses C programs's VR8 as source)
6	MUL VR8, VR1, VR7	VR8 * VR1 → VR7	(10 * 78) → 780 → VR7 (use VR7 as scratch register)
01	CALL B, VR2, VR8	CALL subroutine B(Arg1, Arg2)	Arg1 D A's Arg2, Arg2 D VR8, VR6—VR9 scratch registers; VR1 D Arg1, VR2 D Arg2
11	ADD VRI, VR2, VR6	VR1 + VR2 → VR6	(22 + 10) → 32 → VR6 (Uses C program's VR8 as source, A program's VR8 as source, and uses VR6 as scratch register)
5	A DD VR3 VR7 VR7	VR3 + VR7 → VR7	(12 + 780) → 792 → VR7 (use VR7 as scratch register)
71	MIII VR6 VR7 VR1	VR6 * VR7 → VR1	(32 * 792) → 25344 → VR1 (Uses C program's VR8 as destination)
[2] PI	RET	RETURN	restore value of 78 to VR6, 780 to VR7, VR1 link to C's VR6, and VR2 link to C's VR8.
52	ADD VR8, VR7, VR1	VR8 + VR7 → VR1	(10 + 780) → 790 → VR1 (Uses C program's VR6 as destination)
16	RET	RETURN	restore value of 790 to VR6, 17 to VR7, 25344 to VR8, and VR1 and VR2 links to VIG in Program that Called C.
17	ADD VR8. VR0, VR0	VR8 + VR0 → VR0	(25344 + 3) → 25347 → VR0
~	ADD VR8, VR6, VR6	VR8 + VR6 → VR6	(25344 + 790) → 26134 → VR6

EXAMPLE INSTRUCTION FLOW

	Constant	•		,	-	5	9	7	8		6	10	11 12	2 13	7	15	
INSTRUCTION	CISIER NOI	,			, 0	Τ_		17		19	21	23	25 27	7 29	3	33	\neg
NUMBER	INSTRUCTION INITIAL VALUE:	, ,	, ,			${\dagger}$	\vdash		 	61	21	23	25 27	7 29	31	33	
-	ADD VR0, VR0, VR4	n ,	7 4	-		T	+-			22	77	23	25 27	7 29	3	3	-1
2	LIM VR8, #22	, ,	, ,	,	, ,	\dagger	┼╌				21	23	25 27	7 29	3.	3	
3	SUB VR3, VR0, VR3	, ,	7 4		2 5	-	╁╌		一		21	23	25 2	27 29	31	3	
4	ADD VR4, VR3, VR3	7	, ,		3 5	\dagger	+		2		21	23	25 2	27 29	- 31	33	
5	MUL VR4, VR5, VR6	m	S		2	\dagger	\dagger		T		十		├-	\vdash	20	33	
9	CALL A, VR6, VR8	3	28	22	2	9	13 /8	\dagger	\dagger	1	+	+	+-	+	+	+-	T
	ADD VR1, VR3, VR10	3	78	22	12	6	13 78	1	2	22	71	8	25 2	7/17	15	十	_
	SIIB VR2 VR3 VR8	3	78	22	12	6	13 78		17	9	21	8	25 2	27 2	29 31	8	
× .	300 VIC, VIC, VIC	3	78	22	12	6	13 7	78 7	780	10	77	8	25 2	27 2	29. 31	3	
6	MOLVES, VIII, VIII		,	2	1,	1	13	78	780	01	21	 8	25 2	27 2	29 31	33	
10	CALL B, VR2, VR8	2	7	2	7	\dagger	╁		1								
=	ADD VR I. VR2. VR6	m	22	10	12	9	13	32	780	01	71	8	25	27 2	29 31	8	
			8	•	ç		2	32	797	2	21	 &	25 -	27 2	29 31	33	
12	ADD VR3, VR7, VR7	77	7	2	2	1	7=	1	il-		,	-			31		
13	MUL VR6, VR7, VR1	М	25344	2	12	9	E]	32 [7	792	2	7]	8	7	7	╁	+-	1
	Tru a		28	22	12	9	13 7	78 7	780	10	71	8	25	27 2	29 31	- 3	
14	KEI		Ç	3	12	- 1	13 7	78	780	10	21	96	25 2	27 2	29 31	3	
15	ADD VR8, VR7, VR1	1	<u> </u>	3	1 1	-	+	Ť	1	75374	21	06	25	27	29 31	33	
16	RET	2	2	7	77	十	+	t	†	27.03	; ;	2 8	+-	t	3	33	
17	ADD VR8, VR0, VR0	25347	22	7	12	\top	+	_	\top	444	7 3	2 8	+	†_	1	1	
81	ADD VR8. VR6, VR6	25347	~	_	12	9	13	26134	17	25344	7 6	₹	3	1	1	┪	,
	UTENT	S OF VIRTUAL REGISTERS AS INSTRUCTIONS EXECUTE.	AL RE	GIST	ERS /	S INS	TRU		S EX	ECOL	리					••	

FIC 6

Fetch instr. 1, 2.

Clock 1

Clock 2

Decode instr. 1, 2. Fetch instr. 3, 4;

Clock 3

Decode instr. 3, 4; Fetch instr. 5, 6;

Read regs. PR0 for instr. 1.

Clock 4

Read regs. PR0, PR3 for instr. 3; Decode instr. 5, 6; Fetch instr. 7, 8;

Clock 5

Read regs. PR5, PR16 for instr. 5; Decode instr. 7, 8; Fetch instr. 9, 10;

Clock 6

Fetch instr. 11, 12;

Read regs. PR16, PR18 for instr. 4; Decode instr. 9, 10;

Execute instr. 5 and store result in PR20; Execute instr. 10 (CALL B) including binding VR1 to; VR2 and VR2 to VR8. Retire instr. 3.

Execute instr. 3; store result in PR18. Retire instr. 1, 2.

respectively. Execute instr. 6 (CALL A) including binding VR1 to VR6 and VR2 to VR8. Execute instr. 1, 2 and store results in PR16, PR17

Execute instr. 4 and store result in PR19.

Execute instr 14(Return) including restoring bindings to that for "A".. Retire instr. 4, 5, 6.

Read regs. PR17, PR19, PR20 for instr. 7, 8;

Decode instr. 13, 14;

Fetch instr. 15, 16;

Clock 8

Decode instr. 11, 12;

Fetch instr. 13, 14;

Clock 7

Clock by Clock Pipeline Description


FIG. 61A

06/XX

Execute instr. 7 and 8 and store results in PR21 and PR22 respectively. Execute instr. 16(Return) including restoring bindings to that for the "C".	Execute instr. 9 and 11 and store results in PR4 and PR8 respectively.	Retire instr. 9, 10, 11.	Execute instr. 12, 15 and store results in PR3 and PR6 respectively.	Execute instr. 17, 18 and store results in PR.18 and PR.24 respectively; Retire instr. 12.	Execute instr. 13 and store results in PR23.	Retire instr. 13, 14, 15, 16, 17, 18.
Read regs. PR17, PR20, PR22 for instr. 9 and 11;		Read regs. PR4, PR19, PR22 for instr. 12 and 15;	Read regs. PR0, PR6, PR23 for instr. 17 and 18;	Read regs. PR3, PR8 for instr. 13;		
Decode instr. 15, 16;	Decode instr. 17, 18;					
Clock 9 Fetch instr. 17, 18; Decode instr. 1	Clock 10	Clock 11	Clock 12	Clock 13	Clock 14	Clock 15


Clock by Clock Pipeline Description

FIG. 61B



INSTR. 1: ADD VR0, VR0, VR4 maps to PR0 + PR0 \rightarrow PR16, PR4 \rightarrow OLD_DEST_1

FIG. 62




INSTR. 2: LIM VR8, #22 maps to LIM PR17, #22, PR8 \rightarrow OLD_DEST_2

FIG. 63

PHYSICAL REGISTER NUMBER	FREE	RESULT	"VALUE"	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	1	PREVIOUSLY BOUND TO 'BINDING1'
2	0	1	7	2	PREVIOUSLY BOUND TO 'BINDING2'
3	0	1	9	3	EXAMPLE INITIALIZATION
4	0	1	11	T-	WAITING FOR INSTRUCTION 1 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	15	6	EXAMPLE INITIALIZATION
7	0	1	17	7	EXAMPLE INITIALIZATION
8	0	1	19	-	WAITING FOR INSTRUCTION 2 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	0	1	23	10	EXAMPLE INITIALIZATION
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	0	-	4	WAITING FOR INSTRUCTION 1 TO EXECUTE
17	0	0	-	8	WAITING FOR INSTRUCTION 2 TO EXECUTE
18	ī	-	-	1 -	UNALLOCATED
19	1	-	-	-	UNALLOCATED
20	1	T -	-	-	UNALLOCATED
21	1	-	-	-	UNALLOCATED
22	1	-		-	UNALLOCATED
23	1	-	-	7-	UNALLOCATED
24	1	-	-	7-	UNALLOCATED
ETC.	1	1 -	-		UNALLOCATED

CLOCK 2: DECODE STAGE INSTRUCTIONS 1 & 2 PHYSICAL REGISTER STATE



INSTR. 3: SUB VR3, VR0, VR3 maps to SUB PR3, PR0, PR18, PR3 \rightarrow OLD_DEST_3

FIG. 65





FIG. 66

64/90


PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0_	1	5	1	PREVIOUSLY BOUND TO 'BINDINGI'
2	0	1	7	2	PREVIOUSLY BOUND TO 'BINDING2'
3	0	1	9	-	WAITING FOR INSTRUCTION 3 TO RETIRE
4	0	1	11	-	WAITING FOR INSTRUCTION 1 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	15	6	EXAMPLE INITIALIZATION
7	0	1	17	7	EXAMPLE INITIALIZATION
8	0	1	19	-	WAITING FOR INSTRUCTION 2 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	0	1	23	10	EXAMPLE INITIALIZATION
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	0	-	4	WAITING FOR INSTRUCTION 1 TO EXECUTE
17	0	0	T -	8	WAITING FOR INSTRUCTION 2 TO EXECUTE
18	1	-	-		WAITING FOR 3 TO EXECUTE & RETIRE
19	1	-	-	3	WAITING FOR INSTRUCTION 4 TO EXECUTE
20	1	-	-	-	UNALLOCATED
21	1	-	-	-	UNALLOCATED
22	1	-	-	-	UNALLOCATED
23	1	-		-	UNALLOCATED
24	1	-	-	1-	UNALLOCATED
ETC.	1	-	-	1.	UNALLOCATED

CLOCK 3: DECODE STAGE INSTRUCTIONS 3 & 4 PHYSICAL REGISTER STATE



INSTR. 5: MUL VR4, VR5, VR6 maps to MUL PR16, PR5, PR20, $PR6 \rightarrow OLD_DEST_5$

FIG. 68




INSTR. 6: CALL A,VR6,VR8 action PUSH PR1, PR2, 1, 1,
BINDING1, BINDING2, PR20, PR7, PR17, PR9, 1, 1, 1, 1, RETURN
ADDRESS; BINDVR6_PR20, BINDVR8_PR17, DIRTY BITS
FOR VR6&8 → DIRTY BITS FOR VR1&2,0000 → DIRTY BITS
FOR VR6-9, transfer to A

PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5		PREVIOUSLY BOUND TO 'BINDING1'
2	0	1	7	-	PREVIOUSLY BOUND TO 'BINDING2'
3	0	1	9		WAITING FOR INSTRUCTION 3 TO RETIRE
4	0	1	11	-	WAITING FOR INSTRUCTION 1 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	15	-	WAITING FOR 5 TO RETIRE
7	0	1	17	7	REFERENCED ON STACK
8	0	1	19	-	WAITING FOR INSTRUCTION 2 TO RETIRE
. 9	0	1	21	9	REFERENCED ON STACK
10	0	1	23	10	EXAMPLE INITIALIZATION
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	6	4	INSTRUCTION 1 EXECUTED
17	0	1	22	8, 2	INS. 2 EXECUTED, REFERENCED. ON STACK
18	0	0	-	Ţ	WAITING FOR INST. 3 TO EXECUTE & RETIRE
19	0	0	J	3	WAITING FOR INSTRUCTION 4 TO EXECUTE
20	0	0	-	6, 1	WAIT FOR INS. 5 TO EXEC., REF'D. ON STACK
21	1		-	-	UNALLOCATED
22	1	-	-	-	UNALLOCATED
23	1	-	-		UNALLOCATED
24	1	T -	-	•	UNALLOCATED
ETC.	1		-	-	UNALLOCATED


CLOCK 4: DECODE STAGE INSTRUCTIONS 5 & 6 PHYSICAL REGISTER STATE

|.±



INSTR. 7: ADD VR1, VR3, VR10 maps to ADD PR20, PR19, PR21, $PR10 \rightarrow OLD_DEST_7$

FIG. 71




INSTR. 8: SUB VR2, VR3, VR8 maps to SUB PR17, PR19, PR22 $1 \rightarrow$ DIRTY BIT FOR VR8

FIG. 72

70/90


PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	i	5		PREVIOUSLY BOUND TO 'BINDING1'
2	0	1	7	-	PREVIOUSLY BOUND TO 'BINDING2'
3	0	1	9	-	WAITING FOR INSTRUCTION 3 TO RETIRE
4	1	-	-	-	INSTRUCTION 1 RETIRED
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	15	-	WAITING FOR 5 TO RETIRE
7	0	1	17	7	REFERENCED ON STACK
8	1	-	-	-	INSTRUCTION 2 RETIRED
9	0	1	21	9	REFERENCED ON STACK
10	0	1	23	-	WAITING FOR INSTRUCTION 7 TO RETIRE
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	6	4	INSTRUCTION 1 EXECUTED,
17	0	1	22	2	INS. 2 EXECUTED, REFERENCED ON STACK
18	0	1	6	1-	INS. 3 EXECUTED WAITING FOR 4 TO RETIRE
19	0	0	-	3	WAITING FOR INSTRUCTION 4 TO EXECUTE
20	0	0	-	6, 1	WAIT FOR INS. 5 TO EXEC., REF'D. ON STACK
21	0	0	-	10	WAITING FOR INSTRUCTION 7 TO EXECUTE
22	0	0	-	8	WAITING FOR INSTRUCTION 8 TO EXECUTE
23	· 1	-	-	1-	UNALLOCATED
24	1	-	-	-	UNALLOCATED
ETC.	1	-	1 -	7-	UNALLOCATED

CLOCK 5: DECODE STAGE INSTRUCTIONS 7 & 8 PHYSICAL REGISTER STATE



INSTR. 9: MUL VR8, VR1, VR7 maps to MUL PR22, PR20, PR4 $1 \Rightarrow$ DIRTY BIT FOR VR7

FIG. 74




INSTR. 10: CALL B,VR2,VR8 action PUSH PR20, PR17, 1, 1, BINDVR6, BINDVR8, PR20, PR4, PR22, PR9, 0, 1, 1, 0, RETURN ADDRESS; BINDVR2_PR17, BINDVR8_PR22, DIRTY BITS FOR VR2&8 → DIRTY BITS FOR VR1&2, 0000 → DIRTY BITS FOR VR6-9, transfer to B

FIG. 75

73/90


PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	ı	5	-	PREVIOUSLY BOUND TO 'BINDING!'
2	0	1	7	-	PREVIOUSLY BOUND TO 'BINDING2'
3	1	-		-	INSTRUCTION 3 RETIRED
4	0	0	-	7	WAIT FOR INS. 9 TO EXEC., REF'D. ON STACK
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	15	1-	WAITING FOR 5 TO RETIRE
7	0	1	17	-	REFERENCE PREVIOUSLY SAVED ON STACK .
8	1	-	-	-	UNALLOCATED
9	0	1	. 21	9	REFERENCE PREVIOUSLY SAVED ON STACK
10	0	1	23	-	WAITING FOR INSTRUCTION 7 TO RETIRE
11	0	1	25	- 11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	6	4	INSTRUCTION 1 EXECUTED
17	0	1	22	-, 1	INS. 2 EXECUTED, REF'D. ON STACK
18	0	1	6	1-	WAITING FOR INSTRUCTION 4 TO RETIRE
19	0 .	0	T -	3	WAITING FOR INSTRUCTION 4 TO EXECUTE
20	0	1	78	6	INS. 5 EXECUTED, REF'D. ON STACK
21	0	0	T -	10	WAITING FOR INSTRUCTION 7 TO EXECUTE
22	0	0		8, 2	WAIT FOR INS. 8 TO EXEC., REF'D. ON STACK
23	1	-	-	-	UNALLOCATED
24	1	Ţ <u> </u>	-	7-	UNALLOCATED
ETC.	1	-	-	-	· UNALLOCATED

CLOCK 6: DECODE STAGE INSTRUCTIONS 9 & 10 PHYSICAL REGISTER STATE



INSTR. 11: ADD VR1, VR2, VR6 maps to ADD PR17, PR22, PR8 $1 \rightarrow$ DIRTY BIT FOR VR6

FIG. 77




INSTR. 12: ADD VR3, VR7, VR7 maps to ADD PR19, PR4, PR3 $1 \rightarrow$ DIRTY BIT FOR VR7

FIG. 78

76/90


PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION :
i	0	1	5	-	REF'D. ON STACK
2	0	1	7	-	REF'D. ON STACK
3	0	0	-	7	WAITING FOR INSTRUCTION 12 TO EXECUTE
4	0	0	-	-	WAIT FOR INS. 9 TO EXECUTE, REF. SAVED
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	15	-	WAITING FOR 5 TO RETIRE
7	0	1	17	-	REF'D. ON STACK
8	0	0	-	6	WAITING FOR INSTRUCTION 11 TO EXECUTE
9	0	1	21	9	REF'D. ON STACK
10	0	1	23	1.	WAITING FOR INSTRUCTION 7 TO RETIRE
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	6	4	INSTRUCTION 1 EXECUTED
17	0	1	22	-, 1	INS. 2 EXECUTED, REF'D. ON STACK
18	0	1	6	Ţ-	WAITING FOR INSTRUCTION 4 TO RETIRE
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	78	-	REF'D. ON STACK
21	0	0	-	10	WAITING FOR INSTRUCTION 7 TO EXECUTE
22	0	0	T -	8, 2	WAIT FOR INS. 8 TO EXEC., REF'D. ON STACK
23	. 1	-	-	-	UNALLOCATED
24	i	-	T -	-	UNALLOCATED
ETC.	1	-		-	UNALLOCATED .

CLOCK 7: DECODE STAGE INSTRUCTIONS 11 & 12 PHYSICAL REGISTER STATE



INSTR. 13: MUL VR6, VR7, VR1 maps to MUL PR8, PR3, PR23 PR17 → OLD_DEST_13

FIG. 80



INSTR. 14: RET maps to

POP PR20, PR4, PR22, PR9 → VR6-9, 0110 → VR6 -

PR20 & PR17 → VR1&2, 11 → DIRTY BITS FOR VR1&2, BINDINGS 6 AND 8 → BINDINGS FOR VR1 AND VR2, RETURN FROM SUBR. B; OLD VABR1's PR23 → VR2 & OLD VABR1's DIRTY BIT → VR2's DIRTY BIT, OLD VABR2's PR22 → VR8 & OLD VABR2's DIRTY BIT → VR8's DIRTY BIT, PR3 & PR8 → OLD_DEST_14

79/90

PHYSICAL REGISTER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION :
NUMBER]			1	
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	-	REF'D. ON STACK
2	0	1	7	Ţ-	REF'D. ON STACK
3	0	0	-	1-	WAIT FOR INS. 12 TO EXEC. & 14 TO RETIRE
4	0	0	-	7	WAIT FOR INS. 9 EXEC.
5	0	1	13	5	EXAMPLE INITIALIZATION
6	1	-	-	1.	INSTRUCTION 5 RETIRED, UNALLOCATED
7	0	1	17	1	REF'D. ON STACK
8	0	0	-	T-	WAIT FOR INS. 11 TO EXEC. & 14 TO RETIRE
9	0	1	21	9	REF'D. ON STACK
10	0	1	23	1.	WAITING FOR INSTRUCTION 7 TO RETIRE
11	0	1	25	111	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	. 0	1	6	4	INSTRUCTION 1 EXECUTED
17	0	1	22	-	INS. 2 EXEC, WAIT FOR INS. 13 TO RETIRE
18	1	-	-	1-	INSTRUCTION 4 RETIRED, UNALLOCATED
19	0	i	12	3	INSTRUCTION 4 EXECUTED
20	0	1	78	6, 1	VR6 REF. RESTORED, REF'D. ON STACK
21	0	0	-	10	WAITING FOR INSTRUCTION 7 TO EXECUTE
22	0	0	_	8	WAITING FOR INSTRUCTION 8 TO EXECUTE
23	0	0	-	2	WAITING FOR INSTRUCTION 13 TO EXECUTE
24	1	-	-	-	UNALLOCATED
ETC.	1	-	-	-	UNALLOCATED

CLOCK 8: DECODE STAGE
INSTRUCTIONS 13 & 14 PHYSICAL REGISTER STATE





FIG. 83



INSTR. 16: RET maps to 1111 → VR6-9'S DIRTY BITS,


POP PR20, PR7, PR17, PR9 \rightarrow VR6-9,

PRI & PR2 \rightarrow VRI&2, 11 \rightarrow DIRTY BITS FOR VRI&2, BINDINGS B1 AND B2 \rightarrow BINDINGS FOR VRI AND VR2, RETURN FROM SUBR. A; OLD VABR1's PR6 \rightarrow VR6, OLD VABR2's PR23 \rightarrow VR8, OLD VABR1&2 DIRTY BITS \rightarrow DIRTY BITS FOR VR6 & 8, PR4 & PR22 \rightarrow OLD_DEST_16

82/90


PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	1	PREVIOUSLY BOUND TO 'BINDING1' .
2	0	l	7	2	PREVIOUSLY BOUND TO 'BINDING2'
3	0	0	-	-	WAIT FOR INS. 12 TO EXEC. & 14 TO RETIRE
4	0	0	-	-	WAIT FOR INS. 9 EXEC., INS. 16 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	0	-	6	WAITING FOR INSTRUCTION 15 TO EXECUTE
7	0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	0	-	-	WAIT FOR INS. 11 TO EXEC. & 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	0	1	23	-	WAITING FOR INSTRUCTION 7 TO RETIRE
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	6	4	INSTRUCTION 1 EXECUTED
17	0	1	22	-	WAITING FOR INS. 13 TO RETIRE
18	1	T -	T -	-	INSTRUCTION 4 RETIRED, UNALLOCATED
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	78	-	WAITING FOR INS. 15 TO RETIRE
21	0	1	90	10	INSTRUCTION 7 EXECUTED
22	0	1	10	<u> </u>	WAIT FOR INS. 16 TO RETIRE
23	0	0	-	8	WAIT FOR INS. 13 TO EXEC.
24	1	-	-	-	UNALLOCATED
ETC.	1	-	-] -	UNALLOCATED

CLOCK 9: DECODE STAGE
INSTRUCTIONS 15 & 16 PHYSICAL REGISTER STATE



INSTR. 17: ADD VR8, VR0, VR0 maps to ADD PR23, PR0, PR18 PR0 → OLD_DEST_17

FIG. 86



INSTR. 18: ADD VR8, VR6, VR6 maps to ADD PR23, PR6, PR24 $PR6 \rightarrow OLD_DEST_18$

FIG. 87

PHYSICAL	FREE	VALID	VALUE	VR#	DESCRIPTION
REGISTER		RESULT		1	<u>.</u>
NUMBER				1	
0	0	1	3	-	WAITING FOR INS. 17 TO RETIRE
1	0	1	5	1	PREVIOUSLY BOUND TO 'BINDING1'.
2	0	1	7	2	PREVIOUSLY BOUND TO 'BINDING2'
3	0	0	-	-	WAIT FOR INS. 12 TO EXEC. & 14 TO RETIRE
4	0	1	780	-	WAIT FOR INS. 16 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	0	-	-	WAIT FOR INS.15 TO EXEC. & 18 TO RETIRE
7	0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	1	32	-	WAIT FOR INS. 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	1	-	-	1-	INSTRUCTION 7 RETIRED, UNALLOCATED
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
. 14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	6	4	INSTRUCTION 1 EXECUTED
17	0	1	22	8	WAITING FOR INS. 13 TO RETIRE
18	0	0	-	0	WAIT FOR INSTRUCTION 17 TO EXECUTE
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	78	-	WAITING FOR INS. 15 TO RETIRE
21	0	1	. 90	10	INSTRUCTION 7 EXECUTED
22	0	1	10	1-	WAIT FOR INS. 16 TO RETIRE
23	0	0	-	8	WAIT FOR INS. 13 TO EXEC.
24	0	0	-	6	WAIT FOR INSTRUCTION 18 TO EXECUTE
ETC.	1	-		-	UNALLOCATED

CLOCK 10: DECODE STAGE INSTRUCTIONS 17 & 18 PHYSICAL REGISTER STATE

PHYSICAL REGISTER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION .
NUMBER 0	0	1	3	1:	WAITING FOR INS. 17 TO RETIRE
1	0	1	5	1	PREVIOUSLY BOUND TO 'BINDING!'
2	0	1	7	2	PREVIOUSLY BOUND TO 'BINDING2'
3	0	0		1-	WAIT FOR INS. 12 TO EXEC. & 14 TO RETIRE
4	0	1	780	1	WAIT FOR INS. 16 TO RETIRE
5	0	 	13	5	EXAMPLE INITIALIZATION
6	0	0	1 .	 -	WAIT FOR INS.15 TO EXEC. & 18 TO RETIRE
7	0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	 	32	† :	WAIT FOR INS. 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	1 1			1-	INSTRUCTION 7 RETIRED, UNALLOCATED
11	0	1	25	111	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1 1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	6	4	INSTRUCTION 1 EXECUTED
17	0	1	22	-	WAITING FOR INS. 13 TO RETIRE
18	0	0	-	0	WAIT FOR INSTRUCTION 17 TO EXECUTE
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	78	6	WAITING FOR INS. 15 TO RETIRE
21	0	1	90	10	INSTRUCTION 7 EXECUTED
22	0	1	10	<u> </u>	WAIT FOR INS. 16 TO RETIRE
23	0	0	-	8	WAIT FOR INS. 13 TO EXEC.
24	0	0	<u> </u>	6	WAIT FOR INSTRUCTION 18 TO EXECUTE
ETC.	1	-	-	1-	UNALLOCATED

CLOCK 11: DECODE STAGE NO CHANGE IN PHYSICAL REGISTER STATE

PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
.0	0	1	3	-	WAITING FOR INS. 17 TO RETIRE
1	0	1	5	1	PREVIOUSLY BOUND TO 'BINDING1'
2	0	1	7	2	PREVIOUSLY BOUND TO 'BINDING2'
3	0	1	792	-	WAIT FOR INS. 14 TO RETIRE
4	0	1	780	-	WAIT FOR INS. 16 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	790	-	WAIT FOR INS.18 TO RETIRE
7	0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	1	32	-	WAIT FOR INS. 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	1	-	-	-	UNALLOCATED
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	6	4	INSTRUCTION 1 EXECUTED
17	0	1	22	Ţ-	WAITING FOR INS. 13 TO RETIRE
18	0	0	-	0	WAIT FOR INSTRUCTION 17 TO EXECUTE
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	78	T-	WAITING FOR INS. 15 TO RETIRE
21	0	1	90	10	INSTRUCTION 7 EXECUTED
22	0	1	10	1-	WAIT FOR INS. 16 TO RETIRE
23	0	0	-	8	WAIT FOR INS. 13 TO EXEC.
24	0	0	-	6	WAIT FOR INSTRUCTION 18 TO EXECUTE
ETC.	1	-	-	-	UNALLOCATED

CLOCK 12: DECODE STAGE PHYSICAL REGISTER STATE

PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	-	WAITING FOR INS. 17 TO RETIRE
1	0	1	5	1	PREVIOUSLY BOUND TO 'BINDING1'
2	0	I	7	2	PREVIOUSLY BOUND TO 'BINDING2'
3	0	1	792	-	WAIT FOR INS. 14 TO RETIRE
4	0	1	780	-	WAIT FOR INS. 16 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	790	-	WAIT FOR INS.18 TO RETIRE
7	0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	1	32	-	WAIT FOR INS. 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	1	-	-	T -	UNALLOCATED
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	I	33	15	EXAMPLE INITIALIZATION
16	0	1	6	4	INSTRUCTION 1 EXECUTED
17	0	1	22	-	WAITING FOR INS. 13 TO RETIRE
18	0	1	25347	0	INSTRUCTION 17 EXECUTED
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	78	-	WAITING FOR INS. 15 TO RETIRE
21	0	1	90	10	INSTRUCTION 7 EXECUTED
22	0	1	10	-	WAIT FOR INS. 16 TO RETIRE
23	1 0	0	-	8	WAIT FOR INS. 13 TO EXEC.
24	0	1	26134	6	INSTRUCTION 18 EXECUTED
ETC.	1		-	T-	UNALLOCATED

CLOCK 13: DECODE STAGE PHYSICAL REGISTER STATE



PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	-	WAITING FOR INS. 17 TO RETIRE
1	0	1	5	1	PREVIOUSLY BOUND TO 'BINDINGI'
2	0	1	7	2	PREVIOUSLY BOUND TO 'BINDING2'
3	0	1	792	-	WAIT FOR INS. 14 TO RETIRE
4	1 0	1	780	-	WAIT FOR INS. 16 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	790	-	WAIT FOR INS.18 TO RETIRE
7	0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	1	32	-	WAIT FOR INS. 14 TO RETIRE
9	0	<u> </u>	21	9	EXAMPLE INITIALIZATION
10	1	-	-	-	UNALLOCATED
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	6	4	INSTRUCTION 1 EXECUTED
17	0	1	22	•	WAITING FOR INS. 13 TO RETIRE
18	0	ı	25347	0	INSTRUCTION 17 EXECUTED
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	78	T-	WAITING FOR INS. 15 TO RETIRE
21	0	1	90	10	INSTRUCTION 7 EXECUTED
22	0	1	10	-	WAIT FOR INS. 16 TO RETIRE
23	0	1	25344	8	INSTRUCTION 13 EXECUTED
24	0	1	26134	6	INSTRUCTION 18 EXECUTED
ETC.	1		-	-	UNALLOCATED

CLOCK 14: DECODE STAGE PHYSICAL REGISTER STATE

	<u> </u>				
PHYSICAL	FREE	VALID	VALUE	VR#	DESCRIPTION
REGISTER		RESULT	I		· ·
NUMBER		<u>-</u> :			THE 18 PETER D IDIAL LOCATED.
0	1			<u> </u>	INS. 17 RETIRED, UNALLOCATED
1	0	1	5	1	PREVIOUSLY BOUND TO 'BINDING1'
2	0	1	7	2	PREVIOUSLY BOUND TO 'PINDING2'
3	1	-	-	<u> </u>	INSTRUCTION 14 RETIRED, UNALLOCATED
4	1		-	<u> </u>	INSTRUCTION 16 RETIRED, UNALLOCATED
5	0	1	13	5	EXAMPLE INITIALIZATION
6	1	-		-	INSTRUCTION 18 RETIRED, UNALLOCATED
7	0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	1 1	-	-	T	INSTRUCTION. 14 RETIRED, UNALLOCATED
9	1 0	1	21	9	EXAMPLE INITIALIZATION
10	$+$ $\frac{1}{1}$	-	-	•	INSTRUCTION 7 RETIRED, UNALLOCATED
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1.	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	6	4	INSTRUCTION 1 EXECUTED
17	T i	-	-	1-	INS. 13 RETIRED, UNALLOCATED
18	0	1	25347	0	INSTRUCTION 17 EXECUTED
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	1	-	-	-	INS. 15 RETIRED, UNALLOCATED
21	0	1	90	10	INSTRUCTION 7 EXECUTED
22	1	† •	-	1-	INSTRUCTION 16 RETIRED, UNALLOCATED
23	1 0	 	25344	. 8	INSTRUCTION 13 EXECUTED
24	 0	1	26134	6	INSTRUCTION 18 EXECUTED
ETC.	1 1	 	-	-	UNALLOCATED

CLOCK 15: DECODE STAGE PHYSICAL REGISTER STATE